File:Edge triggered D flip flop with set and reset.svg - Wikimedia Commons
flipflop - Explanation of Edge Triggered D type flip flop triggered at positive edge of the clock pulse cycle (from Morris Mano Book)? - Electrical Engineering Stack Exchange
Verilog | D Flip-Flop - javatpoint
D Type Flip-flops
digital logic - Why is D flip-flop positive edge triggered instead of level triggered? - Electrical Engineering Stack Exchange
inverter - Rising Edge vs Falling Edge D Flip-Flops - Electrical Engineering Stack Exchange